Typically, Every time a bus bridge sees a transaction on one particular bus that have to be forwarded to the opposite, the first transaction have to hold out until eventually the forwarded transaction completes before a result's All set. One noteworthy exception takes place in the situation of memory writes. https://nathanlabsadvisory.com/nist-800-171/